arrow
arrow
arrow
Given below are three statements related to the interrupt handling mechanism: A. Interrupt handler routine is not stored at a fixed address in the
Question



Given below are three statements related to the interrupt handling mechanism:
A. Interrupt handler routine is not stored at a fixed address in the memory.
B. CPU hardware has a dedicated wire called the interrupt request line used for handling interrupts.
C. Interrupt vector contains the memory addresses for specialized interrupt handlers.
In the context of above statements, choose the correct answer from the options given below:

A.

A is TRUE only

B.

Both B and C are TRUE only

C.

Both A and B are TRUE only

D.

Both A and C are TRUE only

Correct option is B


Statement A: Interrupt handler routine is not stored at a fixed address in memory.
This is FALSE. Interrupt handler routines are often stored at fixed memory locations determined by the Interrupt Vector Table (IVT). The interrupt vector points to the memory address where the handler routine starts.
Statement B: CPU hardware has a dedicated wire called the interrupt request line used for handling interrupts.
This is TRUE. The CPU includes a dedicated Interrupt Request Line (IRQ) that allows hardware devices to signal interrupts to the processor. This mechanism enables the processor to respond to events asynchronously.
Statement C: Interrupt vector contains the memory addresses for specialized interrupt handlers.
This is TRUE. The Interrupt Vector Table (IVT) stores memory addresses (pointers) to the interrupt service routines (handlers) associated with each interrupt. These pointers guide the CPU to the correct routine when an interrupt occurs.
Correct Answer:
(b) Both B and C are TRUE only
Information Booster:
1. Interrupt Request Line (IRQ): A hardware line over which devices send interrupt signals to the CPU. Multiple interrupt request lines may be multiplexed in modern architectures.
2. Interrupt Vector Table (IVT): A table of memory addresses for interrupt handlers. Common in systems like x86 architecture.
3. Interrupt Service Routine (ISR): A software routine that is executed in response to an interrupt. Begins execution after the CPU saves the current state.
4. Fixed vs Dynamic Addressing: Fixed addressing refers to pre-defined memory addresses for ISR routines (as in older systems). Modern systems use programmable interrupt controllers for flexible handling.
Additional Knowledge:
· Statement A (False): The interrupt handler is stored at fixed addresses in memory, especially in simpler systems or older architectures.
· Other Interrupt Lines: Systems with multiple IRQs need mechanisms like Interrupt Controllers to prioritize and manage them.

Free Tests

Free
Must Attempt

Basics of Education: Pedagogy, Andragogy, and Hutagogy

languageIcon English
  • pdpQsnIcon10 Questions
  • pdpsheetsIcon20 Marks
  • timerIcon12 Mins
languageIcon English
Free
Must Attempt

UGC NET Paper 1 Mock Test 1

languageIcon English
  • pdpQsnIcon50 Questions
  • pdpsheetsIcon100 Marks
  • timerIcon60 Mins
languageIcon English
Free
Must Attempt

Basics of Education: Pedagogy, Andragogy, and Hutagogy

languageIcon English
  • pdpQsnIcon10 Questions
  • pdpsheetsIcon20 Marks
  • timerIcon12 Mins
languageIcon English
test-prime-package

Access ‘UGC NET Computer Science’ Mock Tests with

  • 60000+ Mocks and Previous Year Papers
  • Unlimited Re-Attempts
  • Personalised Report Card
  • 500% Refund on Final Selection
  • Largest Community
students-icon
353k+ students have already unlocked exclusive benefits with Test Prime!
Our Plans
Monthsup-arrow