Correct option is B
Statement A: Interrupt handler routine is not stored at a fixed address in memory.
This is
FALSE. Interrupt handler routines are often stored at fixed memory locations determined by the
Interrupt Vector Table (IVT). The interrupt vector points to the memory address where the handler routine starts.
Statement B: CPU hardware has a dedicated wire called the interrupt request line used for handling interrupts.
This is
TRUE. The CPU includes a dedicated
Interrupt Request Line (IRQ) that allows hardware devices to signal interrupts to the processor. This mechanism enables the processor to respond to events asynchronously.
Statement C: Interrupt vector contains the memory addresses for specialized interrupt handlers.
This is
TRUE. The
Interrupt Vector Table (IVT) stores memory addresses (pointers) to the interrupt service routines (handlers) associated with each interrupt. These pointers guide the CPU to the correct routine when an interrupt occurs.
Correct Answer:
(b) Both B and C are TRUE only
Information Booster:
1.
Interrupt Request Line (IRQ): A hardware line over which devices send interrupt signals to the CPU. Multiple interrupt request lines may be multiplexed in modern architectures.
2.
Interrupt Vector Table (IVT): A table of memory addresses for interrupt handlers. Common in systems like x86 architecture.
3.
Interrupt Service Routine (ISR): A software routine that is executed in response to an interrupt. Begins execution after the CPU saves the current state.
4.
Fixed vs Dynamic Addressing: Fixed addressing refers to pre-defined memory addresses for ISR routines (as in older systems). Modern systems use programmable interrupt controllers for flexible handling.
Additional Knowledge:
·
Statement A (False): The interrupt handler
is stored at fixed addresses in memory, especially in simpler systems or older architectures.
·
Other Interrupt Lines: Systems with
multiple IRQs need mechanisms like
Interrupt Controllers to prioritize and manage them.